This paper studies two kinds of simple switched dynamical systems with piecewise constant characteristics. The first one is based on the single buck converter whose periodic/chaotic dynamics are analyzed precisely using the piecewise linear phase map. The second one is based on a paralleled system of the buck converters for lower voltages with higher current capabilities. Referring to the results of the single system, it is clarified that stable multi-phase synchronization is always possible by the proper use of the switching strategies and adjustment of the clock period. Presenting a simple test circuit, typical operations are confirmed experimentally.
Introduction
Switched dynamical systems have been studied from both fundamental and application viewpoints [1] - [4] . Basically the systems have sub-dynamics of continuous state variables which are connected to each other by some switching conditions. The switchings relate to operation of various engineering systems and can cause rich bifurcation phenomena. Especially, the dc-dc converters have been studied extensively as typical switched dynamical systems where analysis of stability and bifurcation is important for both theory and practical design [5] - [15] . However, the precise analysis is hard because of complex nonlinearity. This paper studies simple switched dynamical systems with piecewise constant (PWC) characteristics. First, we present a circuit model of a single PWC system based on the buck converter in current mode control [7] . The circuit consists of one inductor, two voltage sources, one clock signal, one diode and one nonlinear switch. The nonlinear switch is controlled by two complementary switching strategies. The circuit equation has piecewise linear (PWL) solutions and we can derive the phase map that is 1D and PWL. The map is useful for precise analysis of stability and bifurcation [8] . Second, we present a parallel system where N pieces of the single PWC circuits are connected by a dynamic winnertake-all (WTA) switching [12] . The parallel system can be regarded as a simplified model of paralleled buck converters that can exhibit N-phase synchronization (N-SYN). The N-SYN is basic to realize current sharing with low ripple that is a key operation for lower voltages with higher current capabilities in the next generation micro-processors [9] - [12] . The parallel system is basic also for multi-input systems relating to clean energy supply and so on [13] - [15] . In order to realize stable N-SYN, we apply the two complemental switching strategies with the dynamics WTA. Using the PWL solutions and referring to the analysis results of the single system, we can provide theoretical evidences for stable N-SYN and hyperchaos. It is clarified that stable N-SYN with lower ripple is always possible by the proper use of the switching strategies and adjustment of clock period. Presenting a simple test circuit, typical operations are confirmed experimentally. These results contribute for development of bifurcation theory in switched dynamical systems and for design of efficient power converters. The current paper is based on our previous works [7] , [12] , [15] and includes the following novelty.
1) Two complementary switching strategies are presented and parameter conditions for stable operation and chaos in single/parallel system are given through unified and systematic analysis based on normalized circuit equations, whereas Refs. [7] , [12] and [15] use one switching strategy only and the analysis is ad hoc.
2) The 1D phase map enables us to provides theoretical evidence for stable operation and chaos. Analysis of the phase map is much simpler than that of return map in [7] and [15] . Such theoretical analysis is hard in usual models of dc-dc converters which have two or more state variables and the embedded return map is two or more dimension [1] , [2] .
3) The test circuit uses digital logic for the WTA switching and is available for both switching strategies by a small change of terminals, whereas the circuit in [12] uses analog WTA circuit and available for one switching strategy only. The circuit dynamics on each state is described by.
The Piecewise Constant Circuit
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f o rS t a t e3 (1) where V i > V o is assumed. Here we define two switching strategies among the three states which depend on both clock period T and current i. Strategy 1: In State 1, the switch S is on, the diode D is off and the inductor current i rises. When it reaches an upper threshold current J + > 0, the switch S is turned off and D is turned on (State 2). In State 2, i decays. If i decays to zero, the system enters State 3 in which both S and D do not conduct. In States 2 or 3, when the next clock pulse (with period T ) arrives, the switch S is turned on and D is turned off (State 1). If the operation of the circuit includes State 3, it is said to be operating in the discontinuous conduction mode (DCM), otherwise it is said to be operating in the continuous conduction mode (CCM). Assuming that all the circuit elements are ideal and the switchings are instantaneous as routine of circuit analysis, the switching strategy is described by Note that the Strategy 2 is not discussed in our previous paper [7] . This PWC system can be regarded as a simplified model of the buck converter where an RC load of the converter is replaced with the constant voltage source V o provided the voltage regulation is achieved in high frequency modulation of T << RC [7] . Note that the PWC system has PWL solutions and the analysis is much simpler than models without simplification which have two or more state variables and do not have PWL solutions. In order to extract essential parameters, we derive a dimensionless equation. We define the following dimensionless variables and parameters:
Using these, Eq.
(1) and the switching strategies are transformed into show typical waveforms in Strategy 2: as a decreases, the chaotic orbit is changed into periodic orbit in CCM. When Strategy 1 generates periodic (chaotic) attractor in CCM for some value of (a, b), Strategy 2 generates chaotic (periodic) attractor for the same value of (a, b) regardless of the value of X − ≥ 0.
The Phase Map and Stability
Here we derive the phase map that is useful to analyze stability and behavior of the PWC system. Figure 3 shows some orbits. Let τ n denote the n-th switching moment at which x reaches the threshold. In Strategy 1, State 1 is changed into State 2 and x decays from the threshold 1 at time τ n . In Strategy 2, State 2 is changed into State 1 and x rises from the threshold X − at time τ n . The switching time τ n determines the next switching time τ n+1 , hence we can define 1-D map τ n+1 = F(τ n ) from positive reals to itself. Since the system is period 1, we introduce phase variable θ n = τ n mod 1 and the map can be reduced into the phase map from I ≡ [0, 1) to itself:
Performing elemental geometrical calculation of the PWL orbits, we can obtain explicit formulation of the phase map. In Strategy 1 there are two types of orbits during two successive switchings ,τ n < τ < τ n+1 . Type 1: x does not reach x = 0 and Type 2: x reaches x = 0. If α ≡ 1 − b −1 > 0 these two types exist and the phase map is described by Eqs. (4) and (5) 
where In Strategy 2, for τ n < τ < τ n+1 , an orbit rises from x = X − , State 1 is changed into State 2 and the orbit returns x = X − . The State 3 can not exist and the phase map is described by Eqs. (4) and (6) where p 2 ≡ a/b: it is inverse of p 1 in Eq. (5). Figure 4 depicts typical shapes of the map. Now dynamics for Strategies 1 and 2 are integrated into the phase maps defined by Eqs. (5) and (6) . The phase map is 2-segment PWL and is simpler than the return map of the sampled state in [7] that is 3-segment PWL. In order to consider the dynamics, we recall several definitions.
Definition 1:
A point x p is said to be a k-periodic point if 
If there exists some positive integer l and |D f l (x 0 )| > 1 is satisfied for almost all x 0 ∈ I then f is expanding and can not have stable periodic point. In this case f has positive Lyapunov exponent and is said to be chaotic [8] .
In Strategy 1, Fig. 4(a) , (b) and (d) correspond to waveforms of Fig. 2(a), (b) and (c), respectively. If a −1 < b −1 then the return map has contracting slope 0 < p 1 < 1 and has a stable fixed point (Fig. 4(a) ). If a −1 > b −1 then the map has expanding slope p 1 > 1 and exhibits chaos (Fig. 4(b) ). If a −1 < 1 − b −1 ≡ α then the map has superstable fixed point (Fig. 4(d) ). If 0 < 1 − b −1 then the map has zero-slope and can exhibits various SSPOs which are superstable for initial state and can be vary sensitive for parameters. In the practical systems, such SSPOs are hard to observe as their period increases because the orbits are expanding during long time interval until it reaches the "zero-slope branch "and the zero-slope can not be realized in practical systems. A detailed discussion of SSPOs can be found in [7] . Figure 5(a) shows the bifurcation diagram of Strategy 1. As the parameter b −1 decreases, the periodic orbits in CCM is changed into chaotic orbits at b −1 = a −1 and then to SSPOs at b −1 = 1. In summary, b −1 = a −1 is the border of stability, a −1 + b −1 = 1 is the border of superstablity of the fixed point † and we can define three basic parameter subspaces (Fig. 6(a) ):
The fixed point is stable in S 1 , is unstable in U 1 and is superstable in D 1 . In Strategy 2, Fig. 4(a) and (e) correspond to waveforms of Fig. 2(e) and (d (Fig. 4(a) ). If a −1 < b −1 then the map has expanding slope p 2 > 1 and the fixed point is unstable. In this case the map exhibits chaos as shown in the phase map (Fig. 4(e) ) and the bifurcation diagram ( Fig. 5(b) ). In summary, we define two basic parameter subspaces ( Fig. 6(b) ):
The fixed point is stable in S 2 and is unstable in U 2 . The map exhibits chaos in U 1 and U 2 . Note that, for a −1 + b −1 > 1, parameters condition S 1 is inverse of S 2 and that a Figure 7 shows a parallel PWC system consisting of N single circuits each of which shares the output current:
PWC Model of Parallel Buck Converters
It can be regarded as a simplified model of the paralleled buck converters [12] . Each subcircuit has a switch S j and a diode D j that can take either of States 1 to 3 in Section 2. The circuit dynamics is described by where J + is a upper threshold current and T is a clock period. The dynamic WTA is used in switching to State 1: if i j is the minimum among i 1 to i N at t = nT then S j is closed for nT ≤ t < (n+1)T regardless of past situation of S j . The minimum i j is referred to as the winner at t = nT . Note that the N converters are connected through this WTA-switching.
Strategy 2:
where J − is a lower threshold current. If i j is the maximum among i 1 to i N at t = nT then S j is opened for nT ≤ t < (n + 1)T regardless of past situation of S j . The maximum i j is referred to as the winner at t = nT . We assume that all the circuit elements are ideal, switchings are instantaneous, and
Using the following dimensionless variables and parameters 
Note that the Strategy 2 is not discussed in our previous papers [12] and [15] . The original parameters are integrated into three dimensionless parameters a > 0, b > 0 and X − > 0. Here we define the dimensionless output current and its ripple factor: We measure ripple by R p where if x o (τ) is periodic then M is the period, otherwise M is a sufficiently large value. In order to consider the system dynamics, we give key definitions for N-SYN in CCM. N-SYN if it is period N, x(τ + N) = x(τ) , and each component x j (τ) can be winner once during one period.
Definition 4: Let x p be a solution of N-SYN. The N-SYN is said to be stable for initial state if x(τ) converges to x p (τ) for x(0) = x p (0) + (0) where (0) is a small initial perturbation. Figure 8 shows typical waveforms of the parallel system. In Strategy 1, the dynamic WTA-switching can distribute phases automatically and can realize stable N-SYN (Fig. 8(a) ). The stability is analyzed afterward. As parameters vary, the 3-SYN becomes unstable (Fig. 8(b) ) that can not be observed in experiments. Applying Strategy 2 instead of Strategy 1, the 3-SYN becomes stable (Fig. 8 (b ) ). Figure 8 (c) shows 3-SYN in DCM in Strategy 1: it is superstable for initial state, the transient is very fast and the ripple is large. Such DCM dynamics is discussed in [12] and [15] . Applying Strategy 2 instead of Strategy 1, the 3-SYN in DCM is changed into stable 3-SYN in CCM (Fig. 8  (c ) ).
Stability of N-SYN
Here we consider existence and stability of N-SYN in CCM. Looking at Fig. 8 and Fig. 2 , waveform of x j in N-SYN in CCM is similar to periodic waveform of x in the single circuit whose stability is analyzed by the phase maps. That is, replacing τ for N-SYN with τ/N, the waveform of x j is consistent with the waveform of x as shown in Fig. 9 . Since this replacement is equivalent to the replacement of (a, b) with (Na, Nb), the parameter subspaces in (7) and (8) can be transformed into parameter subspaces for N-SYN of the parallel system. For Strategy 1, we have
Referring to the result for stability of single systems, we can say that the N-SYN is stable in S 3 and is unstable in U 3 † . That is, the WTA switching realizes phase distribution automatically and stability of N-SYN for small perturbation is confirmed by the same principle as the stable fixed point in the phase map of the single circuit. In D 3 , the system operates in DCM and exhibits various superstable behavior as discussed in [15] . Repeating in the analogous manner for Strategy 2, we have
The N-SYN is stable in S 4 and is unstable in U 4 . The conditions are illustrated in Fig. 10 . In U 4 , the system exhibits hyperchaos characterized by plural unstable directions. The In addition, Fig. 11 shows ripple factor R p of the dimensionless output current x o . In Strategy 1, the R p is small and has the optimum R p = 0 at (N − 1)a −1 = b −1 in S 3 . As b −1 decreases, R p jumps to be larger. In Strategy 2, as a
exceeds b −1 , the R p is small and has the optimum R p = 0 at a
The stable N-SYN in CCM has lower ripple factor than other operation in DCM or unstable N-SYN.
Hardware Experiments
We have fabricated a test circuit of the parallel PWC system as shown in Fig. 12 . After current-to-voltage conversion (IVC) the node voltage v d j is applied to the comparator and WTA circuit. The WTA circuit includes digital elements and selects the winner by "league game logic." Outputs of the WTA circuit are sampled with period T and applied to the set terminal of the flip-flops. Outputs of the comparator C 2 are applied to the reset terminal. Outputs of the flipflops control the switches S 1 to S N . Switches S d j and S f j determine Strategy 1 or Strategy 2: if the switches are connected to terminal 1 (respectively, terminal 2), the circuit operates in Strategy 1 (respectively, Strategy 2). We have confirmed typical operation in the circuit and some examples are shown in Fig. 13 . In Strategy 1, we can say that current sharing with smaller ripple is possible for stable N-SYN in CCM (Fig. 13(a) ). The N-SYN is unstable and the circuit exhibits hyperchaos for a −1 > b −1 ( Fig. 13(b) ). Connecting S d j and S f j to the terminal 2, Strategy 1 is changed into Strategy 2: the stable 3-SYN and hyperchaos are changed into hyperchaos ( Fig. 13 (a ) ) and stable 3-SYN in CCM ( Fig. 13 (b ) ), respectively.
Conclusions
The switched dynamical systems having PWC vector field and PWL solutions have been studied in this paper. The dimensionless circuit equation and 1D phase map realize unified and precise analysis. In the single systems, parameters condition for stability of fixed point and chaos generation is clarified. In the parallel systems, parameters condition for stability of 3-SYN and hyperchaos generation is clarified. Fabricating a test circuit, typical behavior is confirmed experimentally.
Future problems includes classification and application of various switching rules, automatic adjustment of parameters and strategies, application to multiple-input systems, design of practical circuits, and analysis of bifurcation phenomena.
